



AN822: Intel® Configuration Device Migration Guideline



Contents

| | |
|---|----------|
| 1 Intel® Configuration Device Migration Guideline..... | 3 |
| 1.1 Migration Considerations..... | 3 |
| 1.2 Software Migration Guidelines..... | 5 |
| 1.2.1 IP Core Compatibility..... | 5 |
| 1.2.2 Programming File Compatibility..... | 6 |
| 1.2.3 IP Core and Programming File Migration Guideline..... | 6 |
| 1.2.4 Software Support for EPCQA Devices..... | 8 |
| 1.3 Specification Comparison..... | 8 |
| 1.3.1 Operating Conditions..... | 8 |
| 1.3.2 Timing Specifications..... | 9 |
| 1.3.3 Operation Codes..... | 12 |
| 1.3.4 Pin Information..... | 14 |
| 1.3.5 Package Dimensions..... | 16 |
| 1.3.6 Status Register..... | 20 |
| 1.4 Evaluating Data Setup and Hold Timing Slack..... | 23 |
| 1.5 Document Revision History..... | 24 |



1 Intel® Configuration Device Migration Guideline

This document describes the guidelines for migrating from the Serial Configuration (EPCS) and Quad-Serial Configuration (EPCQ) devices to the Quad-Serial Configuration (EPCQA) devices.

Related Links

- [Serial Configuration \(EPCS\) Devices Datasheet](#)
- [Quad-Serial Configuration \(EPCQ\) Devices Datasheet](#)
- [Quad-Serial Configuration \(EPCQA\) Devices Datasheet](#)

1.1 Migration Considerations

The EPCQA devices are conditionally compatible for a direct migration from EPCQ and EPCS devices.

You must consider the following items to determine the compatibility and the next step of action for a successful device migration.

IP Cores

If you are using Intel® IP cores, you may need to regenerate and recompile your design. In certain conditions, the programming files can be reused without recompilation. Refer to [IP Core Compatibility](#) on page 5 for more information about IP core compatibility.

Pins, Package and Capacity

Migration can only be done to an EPCQA device that has sufficient capacity for the programming file and have the same pin count package.

Pin 3 (`nRESET`) on the EPCQ64A and EPCQ128A devices act as a reset pin. This pin has an internal pull-up and if you do not use the reset function, connect the `nRESET` pin to either V_{CC} or leave it unconnected. Refer to [Pin Information](#) on page 14 for more information about the pin-outs and descriptions.

Figure 1. EPCS to EPCQ Migration Pin Package and Capacity Summary

| | | To EPCQA | | | | |
|--------------|---------|------------------|---------------------|---------|------------------|---------|
| | | Variant | EPCQ4A ¹ | EPCQ16A | EPCQ32A | EPCQ64A |
| From EPCS | EPCS1 | Yes | Yes | Yes | No | No |
| | EPCS4 | Yes | Yes | Yes | No | No |
| | EPCS16 | Yes ² | Yes | Yes | No | No |
| | EPCS64 | No | No | No | Yes | Yes |
| | EPCS128 | No | No | No | Yes ² | Yes |
| From EPCQ | EPCQ16 | No | Yes | Yes | No | No |
| | EPCQ32 | No | Yes ² | Yes | No | No |
| | EPCQ64 | No | No | No | Yes | Yes |
| | EPCQ128 | No | No | No | Yes ² | Yes |

Note:

1. EPCQ4A devices support Active Serial x1 configuration only.
2. Migration is compatible only if the destination EPCQA device has the sufficient capacity for the programming file.

Operation Commands

The dummy clock requirement of the fast read (0Bh) and extended quad input fast read (EBh) commands:

- EPCQ—the dummy clock is configurable with the non-volatile configuration register (NVCR). When the EPCQ is used with a Cyclone® V, Arria® V or Stratix® V device, the dummy clock is configured to be 4, 10 or 12, depending on the byte-addressing mode and ASx1 or ASx4 configuration. However, in EPCQA devices, the dummy clock is fixed at 8 and 6 for fast read and extended quad input fast read respectively. Therefore you must regenerate the programming files, such as .pof, .jic, and .rpd.
- EPCS—the dummy clock is fixed at 8 for fast read, therefore you do not have to regenerate the programming files if all other conditions are met. Refer to [IP Core and Programming File Migration Guideline](#) on page 6 for more information about the conditions.

Status Register

Status Register contains the Top/Bottom (TB) bit (bit 5), Block Protect (BP) bits (bit 4, bit 3, bit 2) for sector protection bits. EPCS devices do not have TP bit and some EPCQ device densities have BP3 (bit 6), while bit 6 is reserved in EPCQA devices. Due to this differences, you may need to recompile the programming file if your design uses the sector protect feature. Refer to [Status Register](#) on page 20 for more information about status registers and sector protect bits.



Sector Size

All of the EPCS and EPCQ devices have the sector size of 512kb except for EPCS128 which has 2Mb. This impacts the sector erase operation. If the design is erasing the flash during user mode, you must update your design to comply the sector size when migrating from EPCS128 to EPCQ128A. After updating your design, regenerate a new programming file for the EPCQA device.

1.2 Software Migration Guidelines

1.2.1 IP Core Compatibility

Table 1. EPCS to EPCQA Device Migration IP Core Compatibility—Preliminary

| IP Core | Compatibility | Condition |
|---------------------------|---------------|---|
| ASMI Parallel | Yes/No | <ul style="list-style-type: none"> If sector protect is used, refer to Sector Protect on page 20 to determine compatibility. EPCS128 has different sector size than EPCQ128A, not compatible if sector erase is used. |
| Serial Flash Controller | Yes/No | |
| Serial Flash Loader (SFL) | Yes/No | <ul style="list-style-type: none"> Compatible for Cyclone V, Arria V and Stratix V devices. For devices earlier than Cyclone V, Arria V and Stratix V, it is compatible if the Enhanced SFL⁽¹⁾ is enabled. |
| Remote Update | Yes | |

Table 2. EPCQ to EPCQA Device Migration IP Core Compatibility—Preliminary

| IP Core | Compatibility | Condition |
|----------------------------|---------------|--|
| ASMI Parallel | Yes/No | <ul style="list-style-type: none"> If sector protect is used, refer to sector protect table comparison to determine compatibility. Not compatible if read dummy clock is enabled. |
| ASMI Parallel II | No | — |
| Serial Flash Controller | No | — |
| Serial Flash Controller II | No | — |
| Generic QSPI Controller | No | — |
| Generic QSPI Controller II | No | — |
| Serial Flash Loader | Yes/No | <ul style="list-style-type: none"> Compatible for Cyclone V, Arria V and Stratix V devices. For devices earlier than Cyclone V, Arria V and Stratix V, it is compatible if the Enhanced SFL⁽¹⁾ is enabled. |
| Remote Update | Yes | — |

Related Links

- [Altera Remote Update IP Core User Guide](#)
- [Altera ASMI Parallel IP Core User Guide](#)
- [Converting .sof to .jic Files in the Quartus Prime Software](#)

⁽¹⁾ Enhanced SFL is an option available in the Serial Flash Loader IP core when using with devices earlier than Cyclone V, Arria V and Stratix V.



- Programming Serial Configuration Devices Using the Quartus Prime Programmer and .jic Files

1.2.2 Programming File Compatibility

Table 3. Programming File Compatibility for EPCS and EPCQ to EPCQA Devices—Preliminary

Refer to [IP Core and Programming File Migration Guideline](#) on page 6 for more information about guidelines on incompatible programming files.

| Programming File | Programming File Compatibility | Condition |
|---|--------------------------------|--|
| Programmer Object File (.pof) | Yes/No | <ul style="list-style-type: none">• Not compatible when used with Cyclone V, Arria V or Stratix V devices.• Requires disable ID check by enabling the Disable EPCS/EPCQ ID check. This option is available in the Advanced Option settings of the Convert Programming File tool in Intel Quartus® Prime software. |
| JTAG Indirect Configuration File (.jic) | | |
| Raw Programming Data (.rpd) | | |
| JAM STAPL File (.jam/.jbc) | | |
| Serial Vector Format (.svf) | No | — |


1.2.3 IP Core and Programming File Migration Guideline

Refer to the following diagram to determine the subsequent tasks and guidelines for migration:

- IP core and programming file are incompatible—regenerate IP core and programming file shown in [IP Core Regeneration Guideline](#) on page 7.
- Programming file is incompatible—regenerate programming file shown in [Programming File Regeneration Guideline](#) on page 8.
- IP core and programming file are compatible—no additional task required and you can reuse the existing programming file.



Figure 2. IP Core and Programming File Compatibility Flow Chart



- Notes:
1. Check IP core compatibility in *IP Core Compatibility* section.
 2. SR is status register.
 3. IP core and programming file can be migrated without regeneration.

1.2.3.1 IP Core Regeneration Guideline

To regenerate the IP core and programming file with the correct settings, perform the following steps:

1. Regenerate the desired IP cores.
 - a. If you use the sector protect feature:



- For EPCQ4A, EPCQ16A, and EPCQ32A—ensure the status register bit [6:5] is set to 0.
 - For EPCQ64A—ensure the status register bit [6] is set to 0.
 - b. For EPCS128 to EPCQ128A migration—sector erase must comply to the sector size of EPCQ128A.
Note: Sector size for EPCS128 and EPCQ128A are 2Mb and 512kb respectively.
2. Recompile the configuration bitstream to obtain the .sof file.

1.2.3.2 Programming File Regeneration Guideline

To regenerate the programming file with the correct settings, perform the following steps:

1. Convert the .sof file to the desired programming file in the Intel Quartus Prime **Convert Programming File** tool and ensure that you:
 - Select the correct EPCQA device you are migrating to.
 - Enable the **Disable EPCS/EPCQ ID check** option. This option is available in the **Advanced Option** settings of the Convert Programming File tool in Intel Quartus Prime software.
 - For migration from EPCS devices—Select AS x1 configuration mode.
2. Program the programming file into EPCQA device using Intel Quartus Prime Programmer.

1.2.4 Software Support for EPCQA Devices

Table 4. Intel Quartus Prime Software Support for EPCQA Devices

| Intel Quartus Prime | IP Cores | Programmer and Programming File Generation |
|---|----------|--|
| Intel Quartus Prime Pro Edition 17.1 | No | Yes |
| Intel Quartus Prime Standard Edition 17.1 | Yes | Yes |

1.3 Specification Comparison

1.3.1 Operating Conditions

The following tables show the general comparison of the EPCS, EPCQ and EPCQA operating conditions. For more detailed and up-to-date information, refer to the respective device datasheet.



Table 5. EPCS, EPCQ and EPCQA Devices Operating Conditions

| Parameter | Condition | Symbol | Min | | | Max | | | Unit |
|---------------------------|---|----------|---------------------|---------------------------|-------|---------------------------|------|-------|------|
| | | | EPCS | EPCQ | EPCQA | EPCS | EPCQ | EPCQA | |
| Supply voltage | The maximum V_{CC} rise time is 100 ms. | V_{CC} | 2.7 | | | 3.6 | | | V |
| Operating temperature | For industrial use | T_A | -40 | | | 85 | | | °C |
| High-level input voltage | — | V_{IH} | $0.6 \times V_{CC}$ | $0.7 \times V_{CC}^{(2)}$ | | $V_{CC} + 0.4$ | | | V |
| Low-level input voltage | — | V_{IL} | -0.5 | | | $0.3 \times V_{CC}$ | | | V |
| High-level output voltage | $I_{OH} = -100\mu A$ | V_{OH} | $V_{CC} - 0.2$ | | | — | | | V |
| Low-level output voltage | $I_{OL} = 100\mu A$ | V_{OL} | — | | | 0.2 or 0.4 ⁽³⁾ | | | V |

1.3.2 Timing Specifications

The following tables show the general comparison of the EPCS, EPCQ, and EPCQA operation timing. For more detailed and up-to-date information, refer to the respective device datasheet.

Caution: You need to take note of these values to avoid from the migration to fail:

- t_{DH}
- t_{DSU}
- t_{nCLK2D}/t_{CLQV}
- $t_{CLQX}^{(4)}$

1.3.2.1 Read Operation Timing

Table 6. EPCS and EPCQA Devices Read Operation Timing Parameters

| Symbol | Parameter | Capacity | Min | | Max | | Unit |
|------------|---------------------------|----------|------|-----------------------|------|-------|------|
| | | | EPCS | EPCQA | EPCS | EPCQA | |
| f_{RCLK} | Read clock frequency | All | — | — | 20 | 50 | MHz |
| | Fast read clock frequency | All | — | — | 40 | 100 | MHz |
| t_{CH} | DCLK high time | 4 Mb | 11 | 4 or 6 ⁽⁵⁾ | — | — | ns |

continued...

(2) The FPGA 2.5V I/O V_{OH} level is insufficient to achieve EPCQ or EPCQA V_{IH} threshold across entire voltage range.

(3) 0.2 V for EPCQ16A, EPCQ32A, EPCQ64A, and EPCQ128A. 0.4 V is for EPCQ4A

(4) Refer to [Evaluating Data Setup and Hold Timing Slack](#) on page 23 evaluate the data setup and hold timing slack.



| Symbol | Parameter | Capacity | Min | | Max | | Unit |
|--|--------------------------------|------------|------|-------------------------|------|-------|------|
| | | | EPCS | EPCQA | EPCS | EPCQA | |
| | | All others | 11 | 3.4 or 9 ⁽⁶⁾ | — | — | |
| t _{CL} | DCLK low time | 4Mb | 11 | 4 or 6 ⁽⁵⁾ | — | — | ns |
| | | All others | 11 | 3.4 or 9 ⁽⁶⁾ | — | — | |
| t _{ODIS} | Output disable time after read | All | — | — | 8 | 7 | ns |
| t _{nCLK2D} / t _{CLQV} ⁽⁷⁾ | Clock falling edge to DATA | 4Mb | — | — | 8 | 8 | ns |
| | | All others | — | — | 8 | 6 | |

Table 7. EPCQ and EPCQA Devices Read Operation Timing Parameters

| Symbol | Parameter | Capacity | Min | | Max | | Unit |
|--|--------------------------------|----------|------|-------------------------|------|-------|------|
| | | | EPCQ | EPCQA | EPCQ | EPCQA | |
| f _{RCLK} | Read clock frequency | All | — | — | 50 | 50 | MHz |
| | Fast read clock frequency | All | — | — | 100 | 100 | MHz |
| t _{CH} | DCLK high time | All | 4 | 3.4 or 9 ⁽⁶⁾ | — | — | ns |
| t _{CL} | DCLK low time | All | 4 | 3.4 or 9 ⁽⁶⁾ | — | — | ns |
| t _{ODIS} | Output disable time after read | All | — | — | 8 | 7 | ns |
| t _{nCLK2D} / t _{CLQV} ⁽⁷⁾ | Clock falling edge to DATA | All | — | — | 7 | 6 | ns |

1.3.2.2 Write Operation Timing

Table 8. EPCS and EPCQA Devices Write Operation Timing Parameters

| Symbol | Operation | Capacity | Min | | Typical | | Max | | Unit |
|--------------------|--|------------|------|-------|---------|-------|------|-------|------|
| | | | EPCS | EPCQA | EPCS | EPCQA | EPCS | EPCQA | |
| f _{WCLK} | Write clock frequency | All | — | | — | | 25 | 100 | MHz |
| t _{CH} | DCLK high | 4 | 20 | 4 | — | | — | | ns |
| | | All others | 20 | 3.4 | — | | — | | |
| t _{CL} | DCLK low | 4 | 20 | 4 | — | | — | | ns |
| | | All others | 20 | 4 | — | | — | | |
| t _{NCSSU} | Chip select (nCS) setup | All | 10 | 5 | — | | — | | ns |
| t _{NCSH} | Chip select (nCS) hold | All | 10 | 5 | — | | — | | ns |
| t _{DSU} | DATA[] in setup before DCLK rising edge | All | 5 | 2 | — | | — | | ns |

continued...

(5) 4 ns is for normal read and 6 ns is for fast read.

(6) 3.4 ns is for normal read and 9 ns is for fast read.

(7) t_{nCLK2D} is used in EPCS and EPCQ devices while t_{CLQV} is used in EPCQA devices.



| Symbol | Operation | Capacity | Min | | Typical | | Max | | Unit |
|------------------|--|------------|------|------------------------|---------|-------|------|-------|------|
| | | | EPCS | EPCQA | EPCS | EPCQA | EPCS | EPCQA | |
| t _{DH} | DATA[] hold time after DCLK rising edge | 4 | 5 | 5 | — | — | — | — | ns |
| | | All others | 5 | 3 | — | — | — | — | |
| t _{CSH} | Chip select (nCS) high | 4 | 100 | 100 | — | — | — | — | ns |
| | | All others | 100 | 10 / 50 ⁽⁸⁾ | — | — | — | — | |
| t _{WB} | Write bytes cycle | 1 | — | — | 1.5 | — | 5 | — | ms |
| | | 4 | — | — | 1.5 | 0.4 | 5 | 0.8 | ms |
| | | 16 | — | — | 1.5 | 0.4 | 5 | 3 | ms |
| | | 32 | — | — | — | 0.7 | — | 3 | ms |
| | | 64 | — | — | 1.5 | 0.8 | 5 | 3 | ms |
| | | 128 | — | — | 2.5 | 0.7 | 7 | 3 | ms |
| t _{WS} | Write status cycle | All | — | — | 5 | 10 | 15 | 15 | ms |
| t _{EB} | Erase bulk cycle | 1 | — | — | 3 | — | 6 | — | s |
| | | 4 | — | — | 5 | 1 | 10 | 4 | s |
| | | 16 | — | — | 17 | 5 | 40 | 25 | s |
| | | 32 | — | — | — | 10 | — | 50 | s |
| | | 64 | — | — | 68 | 20 | 160 | 100 | s |
| | | 128 | — | — | 105 | 40 | 250 | 200 | s |
| t _{ES} | Erase sector cycle | 4 | — | — | 2 | 0.15 | 3 | 1 | s |
| | | All others | — | — | 2 | 0.15 | 3 | 2 | s |

Table 9. EPCQ and EPCQA Devices Write Operation Timing Parameters

| Symbol | Operation | Capacity | Min | | Typical | | Max | | Unit |
|--------------------|--|----------|------|------------------------|---------|-------|------|-------|------|
| | | | EPCQ | EPCQA | EPCQ | EPCQA | EPCQ | EPCQA | |
| f _{WCLK} | Write clock frequency | All | — | | — | | 100 | 100 | MHz |
| t _{CH} | DCLK high | All | 4 | 3.4 | — | | — | | ns |
| t _{CL} | DCLK low | All | 4 | 4 | — | | — | | ns |
| t _{NCSSU} | Chip select (nCS) setup | All | 4 | 5 | — | | — | | ns |
| t _{NCSH} | Chip select (nCS) hold | All | 4 | 5 | — | | — | | ns |
| t _{DSU} | DATA[] in setup before DCLK rising edge | All | 2 | 2 | — | | — | | ns |
| t _{DH} | DATA[] hold time after DCLK rising edge | All | 3 | 3 | — | | — | | ns |
| t _{CSH} | Chip select (nCS) high | All | 50 | 10 / 50 ⁽⁹⁾ | — | | — | | ns |

continued...

(8) 10ns for read and 50 ns for erase program and write.



| Symbol | Operation | Capacity | Min | | Typical | | Max | | Unit |
|-----------------|--------------------|------------|------|-------|---------|-------|------|-------|------|
| | | | EPCQ | EPCQA | EPCQ | EPCQA | EPCQ | EPCQA | |
| t _{WB} | Write bytes cycle | 16 | — | — | 0.6 | 0.4 | 5 | 3 | ms |
| | | 32 | — | — | 0.6 | 0.7 | 5 | 3 | ms |
| | | 64 | — | — | 0.6 | 0.8 | 5 | 3 | ms |
| | | 128 | — | — | 0.6 | 0.7 | 5 | 3 | ms |
| t _{WS} | Write status cycle | All | — | — | 1.3 | 10 | 8 | 15 | ms |
| t _{EB} | Erase bulk cycle | 16 | — | — | 30 | 5 | 60 | 25 | s |
| | | 32 | — | — | 30 | 10 | 60 | 50 | s |
| | | 64 | — | — | 60 | 20 | 250 | 100 | s |
| | | 128 | — | — | 170 | 40 | 250 | 200 | s |
| t _{ES} | Erase sector cycle | All others | — | — | 0.7 | 0.15 | 3 | 2 | s |
| | | 128 | — | — | 0.7 | 0.15 | 6 | 2 | s |

1.3.3 Operation Codes

The following tables summarize EPCS, EPCQ, and EPCQA operation codes. For more detailed and up-to-date information, refer to the respective device datasheet.

Table 10. EPCS, EPCQ and EPCQA Devices Operation Codes Summary

| Operation | Operation Code | | |
|---------------------|---------------------|------|-------|
| | EPCS | EPCQ | EPCQA |
| Write status | 01h | | |
| Write bytes | 02h | | |
| Read bytes | 03h | | |
| Write disable | 04h | | |
| Read status | 05h | | |
| Write enable | 06h | | |
| Fast read | 0Bh | | |
| Read silicon ID | ABh ⁽¹⁰⁾ | — | ABh |
| Read device ID | 9Fh ⁽¹¹⁾ | 9Fh | 9Fh |
| Erase bulk | C7h | | |
| Erase sector | D8h | | |
| Erase subsector | — | 20h | 20h |
| <i>continued...</i> | | | |

(9) 10ns for read and 50 ns for erase program and write.

(10) The read silicon ID is available in EPCS1, EPCS4, EPCS16, and EPCS64 devices only.

(11) The read device ID is available in EPCS128 devices only.




| Operation | Operation Code | | |
|--------------------------------------|----------------|------|---------------------|
| | EPCS | EPCQ | EPCQA |
| Extended dual input fast read | — | BBh | BBh |
| Extended quad input fast read | — | EBh | EBh |
| Extended dual input fast write bytes | — | D2h | — |
| Extended quad input fast write bytes | — | 12h | — |
| Quad input fast write bytes | — | — | 32h ⁽¹²⁾ |
| Read NVCR | — | B5h | — |
| Write NVCR | — | B1h | — |
| 4BYTEADDREN | — | B7h | — |
| 4BYTEADDEX | — | E9h | — |

⁽¹²⁾ Quad input fast write bytes operation is not supported in Intel IP cores.



1.3.4.2 16-pin SOIC Device Pin Information

Figure 4. Pin-Out Diagram for 16-pin SOIC EPCS, EPCQ and EPCQA Devices



Notes: Leave all N.C pins unconnected.
There is an internal pull-up resistor for the dedicated nRESET pin. If the reset function is not needed, connect this pin to V_{CC} or leave it unconnected.


Table 12. Pin Comparison for 16-pin SOIC EPCS, EPCQ and EPCQA Devices

| Pin Number | AS x1 | | | AS x4 | |
|----------------------------|-----------------|-------|------------------------|-----------------|------------------------|
| | EPCS | EPCQ | EPCQA | EPCQ | EPCQA |
| 1 | V _{CC} | | | DATA3 | |
| 2 | V _{CC} | | | V _{CC} | |
| 3 | Not connected | | nRESET ⁽¹³⁾ | Not connected | nRESET ⁽¹³⁾ |
| 4, 5, 6, 11, 12, 13 and 14 | Not connected | | | Not connected | |
| 7 | nCS | | | nCS | |
| 8 | DATA | DATA1 | | DATA1 | |
| 9 | V _{CC} | | | DATA2 | |
| 10 | GND | | | GND | |
| 15 | ASDI | DATA0 | | DATA0 | |
| 16 | DCLK | | | DCLK | |

⁽¹³⁾ There is an internal pull-up resistor for the dedicated nRESET pin. If the reset function is not needed, connect this pin to V_{CC} or leave it unconnected.



1.3.5 Package Dimensions



1.3.5.1 8-Pin SOIC Device Package Dimensions

Figure 5. Package Dimension Diagram for 8-Pin SOIC Package Devices




Table 13. Package Dimension Comparison for 8-Pin SOIC Package Devices

| Symbol | Min (mm) | | Typical (mm) | | Max (mm) | |
|--------|-----------|-------|--------------|-------|-----------|-------|
| | EPCS/EPCQ | ECPQA | EPCS/EPCQ | ECPQA | EPCS/EPCQ | ECPQA |
| A | 1.35 | 1.35 | — | 1.6 | 1.75 | 1.75 |
| A1 | 0.1 | 0.1 | — | 0.15 | 0.25 | 0.25 |
| A2 | 1.25 | — | — | — | 1.65 | — |
| D | — | 4.8 | 4.90 BSC | 4.85 | — | 5 |
| E | — | 5.8 | 6.0 BSC | 6 | — | 6.2 |
| E1 | — | 3.8 | 3.90 BSC | 3.9 | — | 4 |
| L | 0.4 | 0.4 | — | 0.71 | 1.27 | 1.27 |

continued...



| Symbol | Min (mm) | | Typical (mm) | | Max (mm) | |
|--------|-----------|-------|--------------|----------|-----------|-------|
| | EPCS/EPCQ | ECPQA | EPCS/EPCQ | ECPQA | EPCS/EPCQ | ECPQA |
| L1 | — | — | 1.04 REF | — | — | — |
| b | 0.31 | 0.33 | — | 0.41 | 0.51 | 0.51 |
| c | 0.17 | 0.19 | — | 0.2 | 0.25 | 0.25 |
| e | — | — | 1.27 BSC | 1.27 BSC | — | — |
| Theta | 0 | 0 | — | — | 8 | 10 |



1.3.5.2 16-Pin SOIC Device Package Dimensions

Figure 6. Package Dimension Diagram for 16-Pin SOIC Package Devices




Table 14. Package Dimension Comparison for 16-Pin SOIC Package Devices

| Symbol | Min (mm) | | Typical (mm) | | Max (mm) | |
|--------|-----------|-------|--------------|-------|-----------|-------|
| | EPCS/EPCQ | ECPQA | EPCS/EPCQ | ECPQA | EPCS/EPCQ | ECPQA |
| A | 2.35 | 2.36 | — | 2.49 | 2.65 | 2.64 |
| A1 | 0.1 | 0.1 | — | — | 0.3 | 0.3 |
| A2 | 2.05 | — | — | 2.31 | 2.55 | — |
| D | — | 10.08 | 10.3 BSC | 10.31 | — | 10.49 |
| E | — | 10.01 | 10.3 BSC | 10.31 | — | 10.64 |
| E1 | — | 7.39 | 7.50 BSC | 7.49 | — | 7.59 |
| L | 0.4 | 0.38 | — | 0.81 | 1.27 | 1.27 |
| L1 | — | — | 1.40 Ref | — | — | — |
| b | 0.31 | 0.33 | — | 0.41 | 0.51 | 0.51 |

continued...



| Symbol | Min (mm) | | Typical (mm) | | Max (mm) | |
|--------|-----------|-------|--------------|----------|-----------|-------|
| | EPCS/EPCQ | ECPQA | EPCS/EPCQ | ECPQA | EPCS/EPCQ | ECPQA |
| c | 0.2 | 0.18 | — | 0.23 | 0.33 | 0.28 |
| e | — | — | 1.27 BSC | 1.27 BSC | — | — |
| Theta | 0 | — | — | — | 8 | 8 |

1.3.6 Status Register

Table 15. Status Register Bits for EPCS, EPCQ and ECPQA Devices

| Bit | Name | Description | R/W | EPCS | | EPCQ | | ECPQA |
|-----|---------------------|---------------------|-----|------|-------------|-------|--------|-------|
| | | | | 1 | 4/16/64/128 | 16/32 | 64/128 | All |
| 7 | RSV | Reserved | | | | | | |
| 6 | BP3 ⁽¹⁴⁾ | Block Protect Bit 3 | R/W | No | No | No | Yes | No |
| 5 | TB | Top/Bottom Bit | R/W | No | No | Yes | Yes | Yes |
| 4 | BP2 | Block Protect Bit 2 | R/W | No | Yes | Yes | Yes | Yes |
| 3 | BP1 | Block Protect Bit 1 | R/W | Yes | Yes | Yes | Yes | Yes |
| 2 | BP0 | Block Protect Bit 0 | R/W | Yes | Yes | Yes | Yes | Yes |
| 1 | WEL | Write Enable Latch | R | Yes | Yes | Yes | Yes | Yes |
| 0 | WIP | Write In Progress | R | Yes | Yes | Yes | Yes | Yes |

1.3.6.1 Sector Protect

Table 16. Sector Protect Comparison for EPCS4 and EPCQ4A Devices

Note: Set TB bit to 0 for backward compatibility.

| Status Register | | | | EPCS4 | EPCQ4A |
|-----------------|-----|-----|-----|-------------------------------|--------|
| TB | BP2 | BP1 | BP0 | Protected Sectors (8 sectors) | |
| x | 0 | 0 | 0 | None | None |
| 0 | 0 | 0 | 1 | 7 | 7 |
| 0 | 0 | 1 | 0 | 6-7 | 6-7 |
| 0 | 0 | 1 | 1 | 4-7 | 4-7 |
| 1 | 0 | 0 | 1 | N/A | 0 |
| 1 | 0 | 1 | 0 | N/A | 0-1 |
| 1 | 0 | 1 | 1 | N/A | 0-3 |
| x | 1 | x | x | All | All |

(14) This is a reserved bit in EPCQA device and must be set to 0.



Table 17. Sector Protect Comparison for EPCS16, EPCQ16 and EPCQ16A Devices

Note: Set TB bit to 0 for backward compatibility for migration from EPCS16.

| Status Register | | | | EPCS16 | EPCQ16 | EPCQ16A |
|-----------------|-----|-----|-----|--------------------------------|--------|---------|
| TB | BP2 | BP1 | BP0 | Protected Sectors (32 sectors) | | |
| 0 | 0 | 0 | 0 | None | None | None |
| 0 | 0 | 0 | 1 | 31 | 31 | 31 |
| 0 | 0 | 1 | 0 | 30-31 | 30-31 | 30-31 |
| 0 | 0 | 1 | 1 | 28-31 | 28-31 | 28-31 |
| 0 | 1 | 0 | 0 | 24-31 | 24-31 | 24-31 |
| 0 | 1 | 0 | 1 | 16-31 | 16-31 | 16-31 |
| 0 | 1 | 1 | 0 | All | All | All |
| 0 | 1 | 1 | 1 | All | All | All |
| 1 | 0 | 0 | 0 | N/A | None | None |
| 1 | 0 | 0 | 1 | N/A | 0 | 0 |
| 1 | 0 | 1 | 0 | N/A | 0-1 | 0-1 |
| 1 | 0 | 1 | 1 | N/A | 0-3 | 0-3 |
| 1 | 1 | 0 | 0 | N/A | 0-7 | 0-7 |
| 1 | 1 | 0 | 1 | N/A | 0-15 | 0-15 |
| 1 | 1 | 1 | 0 | N/A | All | All |
| 1 | 1 | 1 | 1 | N/A | All | All |

Table 18. Sector Protect Comparison for EPCQ32 and EPCQ32A Devices

| Status Register | | | | EPCQ32 | EPCQ32A |
|-----------------|-----|-----|-----|--------------------------------|---------|
| TB | BP2 | BP1 | BP0 | Protected Sectors (64 sectors) | |
| 0 | 0 | 0 | 0 | None | None |
| 0 | 0 | 0 | 1 | 63 | 63 |
| 0 | 0 | 1 | 0 | 62-63 | 62-63 |
| 0 | 0 | 1 | 1 | 60-63 | 60-63 |
| 0 | 1 | 0 | 0 | 56-63 | 56-63 |
| 0 | 1 | 0 | 1 | 48-63 | 48-63 |
| 0 | 1 | 1 | 0 | 32-63 | 32-63 |
| 0 | 1 | 1 | 1 | All | All |
| 1 | 0 | 0 | 0 | None | None |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0-1 | 0-1 |
| 1 | 0 | 1 | 1 | 0-3 | 0-3 |
| 1 | 1 | 0 | 0 | 0-7 | 0-7 |

continued...



| Status Register | | | | EPCQ32 | EPCQ32A |
|-----------------|-----|-----|-----|--------------------------------|---------|
| TB | BP2 | BP1 | BP0 | Protected Sectors (64 sectors) | |
| 1 | 1 | 0 | 1 | 0-15 | 0-15 |
| 1 | 1 | 1 | 0 | 0-31 | 0-31 |
| 1 | 1 | 1 | 1 | All | All |

Table 19. Sector Protect Comparison for EPCS64, EPCQ64 and EPCQ64A Devices

Note: Set TB bit to 0 for backward compatibility for migration from EPCS64.

| Status Register | | | | EPCS64 | EPCQ64 | EPCQ64A |
|-----------------|-----|-----|-----|---------------------------------|---------|---------|
| TB | BP2 | BP1 | BP0 | Protected Sectors (128 sectors) | | |
| 0 | 0 | 0 | 0 | None | None | None |
| 0 | 0 | 0 | 1 | 126-127 | 127 | 126-127 |
| 0 | 0 | 1 | 0 | 124-127 | 126-127 | 124-127 |
| 0 | 0 | 1 | 1 | 120-127 | 124-127 | 120-127 |
| 0 | 1 | 0 | 0 | 112-127 | 120-127 | 112-127 |
| 0 | 1 | 0 | 1 | 96-127 | 112-127 | 96-127 |
| 0 | 1 | 1 | 0 | 64-127 | 96-127 | 64-127 |
| 0 | 1 | 1 | 1 | All | 64-127 | All |
| 1 | 0 | 0 | 0 | N/A | None | None |
| 1 | 0 | 0 | 1 | N/A | 0 | 0-1 |
| 1 | 0 | 1 | 0 | N/A | 0-1 | 0-3 |
| 1 | 0 | 1 | 1 | N/A | 0-3 | 0-7 |
| 1 | 1 | 0 | 0 | N/A | 0-7 | 0-15 |
| 1 | 1 | 0 | 1 | N/A | 0-15 | 0-31 |
| 1 | 1 | 1 | 0 | N/A | 0-31 | 0-63 |
| 1 | 1 | 1 | 1 | N/A | 0-63 | All |

Table 20. Sector Protect Comparison for EPCS128, EPCQ128 and EPCQ128A Devices

| Status Register | | | | EPCS128 ⁽¹⁵⁾ | EPCQ128 ⁽¹⁶⁾ | EPCQ128A ⁽¹⁶⁾ |
|-----------------|-----|-----|-----|--------------------------------|-------------------------|--------------------------|
| TB | BP2 | BP1 | BP0 | Protected Sectors (64 sectors) | | |
| 0 | 0 | 0 | 0 | None | None | None |
| 0 | 0 | 0 | 1 | 63 | 255 | 252-255 |
| 0 | 0 | 1 | 0 | 62-63 | 254-255 | 248-255 |
| 0 | 0 | 1 | 1 | 60-63 | 252-255 | 240-255 |

continued...

⁽¹⁵⁾ 262144 byte (2MB) per sector

⁽¹⁶⁾ 65536 byte (512KB) per sector



| Status Register | | | | EPCS128 ⁽¹⁵⁾ | EPCQ128 ⁽¹⁶⁾ | EPCQ128A ⁽¹⁶⁾ |
|-----------------|-----|-----|-----|--------------------------------|-------------------------|--------------------------|
| TB | BP2 | BP1 | BP0 | Protected Sectors (64 sectors) | | |
| 0 | 1 | 0 | 0 | 56-63 | 248-255 | 224-255 |
| 0 | 1 | 0 | 1 | 48-63 | 240-255 | 192-255 |
| 0 | 1 | 1 | 0 | 32-63 | 224-255 | 128-255 |
| 0 | 1 | 1 | 1 | All | 192-255 | All |
| 1 | 0 | 0 | 0 | N/A | None | None |
| 1 | 0 | 0 | 1 | N/A | 0 | 0-3 |
| 1 | 0 | 1 | 0 | N/A | 0-1 | 0-7 |
| 1 | 0 | 1 | 1 | N/A | 0-3 | 0-15 |
| 1 | 1 | 0 | 0 | N/A | 0-7 | 0-31 |
| 1 | 1 | 0 | 1 | N/A | 0-15 | 0-63 |
| 1 | 1 | 1 | 0 | N/A | 0-31 | 0-127 |
| 1 | 1 | 1 | 1 | N/A | 0-63 | All |


1.4 Evaluating Data Setup and Hold Timing Slack

In AS configuration scheme, the FPGA will initiate the configuration process after POR. During the configuration process, the FPGA issues flash operation commands such as read device ID, normal read and erase bulk. You must ensure that the FPGA is able to read the data correctly from the configuration devices. This is done by ensuring the setup time, t_{DSU} and hold time, t_{DH} meets the requirements explained in the respective FPGA device datasheets. To evaluate the t_{DSU} and t_{DH} in your system, follow the guideline below.

(15) 262144 byte (2MB) per sector

(16) 65536 byte (512KB) per sector

Figure 7. FPGA to EPCQA Board Trace Block Diagram



The data setup timing slack must be equal or larger than the minimum data setup time, t_{DSU}

$$t_{DCLK} - (t_{BT_DCLK} + t_{CLQV} + t_{BT_DATA}) \geq t_{DSU}$$

The hold timing slack must be equal or larger than the minimum data hold time, t_{DH} :

$$t_{BT_DCLK} + t_{CLQX} + t_{BT_DATA} \geq t_{DH}$$

- t_{DCLK} = Period for a DCLK cycle
- t_{BT_DCLK} = Board trace propagation delay for DCLK from FPGA to EPCQA
- t_{CLQV} = Clock low to output valid
- t_{CLQX} = Output hold time
- t_{BT_DATA} = Board trace propagation delay for Data from EPCQA to FPGA
- t_{DSU} = Minimum data setup time required by FPGA
- t_{DH} = Minimum data hold time required by FPGA

Related Links

[Quad-Serial Configuration \(EPCQA\) Devices Datasheet](#)

1.5 Document Revision History

| Date | Version | Changes |
|---------------------|------------|---|
| January 2018 | 2018.01.11 | Edited the 2.5V I/O note in <i>EPCS, EPCQ and EPCQA Devices Operating Conditions</i> table. |
| December 2017 | 2017.12.15 | Updated t_{nCLK2D} / t_{CLQV} for EPCQA device in <i>EPCS and EPCQA Devices Read Operation Timing Parameters</i> table. |
| <i>continued...</i> | | |



| Date | Version | Changes |
|-------------|------------|---|
| August 2017 | 2017.08.14 | <ul style="list-style-type: none">• Updated Pin 1 in <i>16-pin SOIC Device Pin Information</i>.• Updated condition for Low-level output voltage in <i>EPCS, EPCQ and EPCQA Devices Operating Conditions</i>. |
| August 2017 | 2017.08.04 | Updated minimum value for Low-level output voltage in <i>EPCS, EPCQ and EPCQA Device Operating Conditions</i> . |
| August 2017 | 2017.08.02 | Initial release. |